A novel method, called random telegraphy signal (RTS), was constructed to characterize the gate oxide quality and reliability of metal-oxide-semiconductor field-effect-transistors (MOSFETs). With the aggressive scaling of device size, drain current RTS (I D -RTS) become a critical role in carrier transport of MOSFETs. Besides, RTS in gate leakage current (I G -RTS) was denoted as the other new method to understand property of gate oxide. Recently, the study of RTS has also been made in MOSFETs with metal gate and high dielectric constant (metal gate/high-k). However, the RTS in partial depleted silicon-on-insulator MOSFETs (PD SOI MOSFETs) has not comprehensively been studied yet. This paper investigates RTS characteristics in PD SOI MOSFETs.
Introduction
Silicon on insulator (SOI) MOSFETs have been attracted huge attention recently because of it lower power consumption, good soft-error immunity, increased circuit packing density and absence of CMOS latch-up (1) (2) (3) (4) (5) . However, the self-heating effect (6-7) and floating body effect (FBE) (9) are the inherent disadvantages in SOI devices. In conventional FBE is attributed to the excess hole were generated by impact ionization in saturation region with floating body condition. The new FBE is in linear region, called gate-induced floating-body effect (GIFBE) due to the aggressive scaling gate oxide thickness induced by gate tunneling current (10) (11) (12) 25) . Similarly, when device scale down to deep sub-micrometer the random telegraph noise (RTN) or so-called random telegraph signal (RTS) will be observed and influence device dynamic performance (8, 22) . The RTS phenomenon is commonly related to a carrier capture and emission behaviors. Recently, RTS has been considered as a major concern in scaling digital device because fluctuation of drain current amplitude (ΔI D ) will disturb analysis of signal (13) (14) (15) . In the deep sub-micrometer MOSFETs device, it is possible to exist one or few oxide traps near the SiO2/Si interface which were distributed over the vicinity of Si surface Fermi level. These traps can be investigated by RTS (16). The high and low level states of drain current (I D ) vary randomly with time, which correspond to the carrier capture and emission at an oxide trap near the SiO2/Si interface. The average time at high level state of drain current corresponds to average capture time < τ c > which means how long will carrier be captured into the trap. On the other hand, the average time at low level state of drain current corresponds to average emission time < τ e > represent how long will carrier be emitted from the trap. Furthermore, RTS is very sensitive to local potential in channel near the trap. The average capture and average emission time ratio, < τ c >/< τ e > can be expressed by SRH model, which can be used to extract the local potential change and defect position distribution (17) (18) (19) 21) . Therefore By analysis of RTS, the gate oxide characteristics could be investigated. In this article, we used PD SOI n-type MOSFETs (n-MOSFETs).
Motivation
The noise stability issues have become much more complicated and compatible with device operation signal when device scale down to deep sub-micrometer. With the aggressive scaling of device size, drain current RTS (I D -RTS) become a critical role in carrier transport of MOSFETs (15, 20) . In I D -RTS measurements, the gate and drain bias supply will affect average capture time < τ c > and average emission time < τ e >, thus high and low level state ratio in drain current < τ c >/< τ e > will change with different bias supplies. On account of SRH model, trap location in MOSFETs can be extracted by the bias dependence of capture and emission time in ID-RTS analyses. In this paper, we focus on 65nm technology PD SOI n-MOSFETs. Furthermore, in PD SOI MOSFETs under floating body operation, the kink effect will appear to influence device stability (23) (24) . Recently, "linear kink effect" (LKE) is considered as one of serious issues for SOI MOSFETs in linear region with floating body. Therefore, by using I D -RTS measurement, this paper compares RTS characteristics of PD SOI devices under GB and FB operations.
Experimental Procedure
Using 65-nm SOI CMOS technology, PD SOI n-type MOSFETs (n-MOSFETs) are employed with a T-gate structure to investigate the gate induce floating body effect mechanism. The distance from the body contact to the active region is 0.35 µ m. The silicon film and buried oxide thicknesses for the devices are 75 and 145 nm, respectively. The gate oxide with a thickness of 12 Å was grown by in situ steam generation, with the channel doping concentration being about 3 × 10 18 cm -3 . The channel currents follow in the <110> direction on (100) substrates. In this letter, devices with a channel width (W) of 0.5 µm and a length (L) 0.1 µm were selected for I D -RTS. The device structure is showed in figure 1 
Results and Discussion
In the beginning, applied constant V D =0.05V in fast I/V mode and applied different V G biases in PG mode from 0.4V to 0.65V respectively. Then I D -RTS was measured I D sampling in a period of 20sec. We could find that when increased V G the corresponding average capture time (< τ c >) decreased and average emission time (< τ e >) increased was shown in figure 2 (a). In another condition, applied constant V G =0.55V in PG mode and applied different V D biases in fast I/V mode from 0.05V to 0.2V respectively to sampling I D in a period of 20sec I D -RTS measurement was shown in figure 2 (b) . Obviously, we observed that corresponding < τ c > increased when increased V D . Meanwhile, the corresponding < τ e > decreased. These I D -RTS characteristics as the above mentioned can be ascribed to the difference between the oxide trap energy level and substrate surface Fermi energy level. According to SRH model, 1/< τ e > can be considered as probability of average electron emission (average emission rate) and 1/< τ c > represents probability of average electron capture (average capture rate). As a result, < τ c >/< τ e > represents ratio of carrier occupancy probability in substrate surface to oxide trap. In figure 3 (a) , at the lower V G condition, oxide trap energy level is above substrate surface Fermi energy level (electron quasiFermi energy level) due to the lower oxide field. Therefore, electrons occupancy probability in oxide trap is less than in substrate surface. This behavior is responsible for a higher < τ c >/< τ e > in figure 2 (a) at lower V G condition. On the other hand, at the higher V G condition, oxide trap energy level is below substrate surface Fermi energy level due to the higher oxide field. Hence, electrons occupancy probability in oxide trap is more than in substrate surface. This behavior is responsible for a lower < τ c >/< τ e > in figure 2 (a) at higher V G condition. As a result, the change of < τ c > and < τ e > with respect to V G is shown in figure 3 (b) In fact, the ratio of < τ c > to < τ e > can be expressed in SRH model. Owing to the < τ c > and < τ e > change with different gate and drain bias supplies, which can extract oxide trap physical vertical location (X T ) from substrate surface , physical lateral location (Y T ) from source side and trap energy (E T ). The corresponding equation was shown as below (17) < τ c >/< τ e >=g * exp(E T -E F / kT)
[1]
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Where k is a Boltzmann constant, T is the temperature, < τ c > and < τ e > are average capture and emission time, respectively, g is a degeneracy factor, E T is trap energy level , E F is Fermi energy level. According to eq. [1] it also can be expressed as below (8) X T = T ox * (kT/q) * -d[ln(<τ c >/<τ e >)]/dVg [2] Where X T is location from substrate surface, T ox is oxide thickness. The change of ln(< τ c >/< τ e >) with respect to V G was shown in figure 3 (c) can extract the physical vertical location by using the V G dependence of ln(< τ c >/< τ e >). It found that the oxide trap at approximately 5.43A from substrate surface. Next, according to SRH statistics, the average capture time can be expressed as below < τ c > = 1 / (n * v th * σ) [3] Where n is channel electron concentration, v th is thermal velocity, σ is the trap cross section including tunneling and activated process. Therefore, at different V D influence, the < τ c > could be affected by different channel electron concentration due to the change of potential in channel near the trap (21) . Figure 4 , 45 (3) 261-271 (2012) increase. This behavior is responsible for a high < τ c >/< τ e > in figure 2 (b) figure 4 . Obviously, when temperature increases, < τ e > become smaller and more complicated. It is because the trapped electron received more energy with respect to the higher temperature, and the trapped electron has more opportunity to overcome the barrier height of trap. Thus emission behavior is much fast in high temperature rather than room temperature. When temperature increased to 90℃ drain current become instable, because of some thermal activity influence I D -RTS. It's hard to analyze I D -RTS when I D -RTS was disturbed by thermal effect. GIFBE is a new serious issue in SOI MOSFETs due to the aggressive scaling gate oxide thickness induced by gate tunneling current (10) (11) (12) 25) . As shown in inset of figure 6 GIFBE mechanism can be ascribe to several gate tunneling current, such as electron valance band tunneling (EVB) (10, 11) or anode hole injection (AHI) by hole valance band tunneling (HVB) (12, 25) . LKE caused by GIFBE is owing to excess holes accumulate in the body in linear region. It lead to source barrier lowing thus threshold voltage (V TH ) lowing, at the same time, I D increase and influence characteristics in I D -V G as shown in figure 6 . However, these characteristics were likely attributed to HVB , 45 (3) 261-271 (2012) mechanism due to the EVB mechanism requires higher V G let conduction band of gate below valance band of substrate rely on band diagram as shown in inset of figure 6 . By using I D -RTS measurement under grounded-body (GB) and floating body (FB) operation condition in order to find out the GIFBE influence stability of SOI MOSFETs. Figure 6 . I D -V G and gm-V G for a PD SOI n-MOSFET under GB and FB operations. The inset shows the schematic diagram of three mechanisms of gate current for an ultrathin gate oxide of a PD SOI n-MOSFET. Because the second peak of gm exhibits at V G =1.2V, the GIFBE is likely attributed to HVB mechanism due to the EVB mechanism requires higher V G let conduction band of gate below valance band of substrate.
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Here, applied V G =1.1 and 1.2V, V D =0.05V, it can be find the normal I D -RTS in PD SOI devices under GB condition as shown in figure 7 (a) . Then, applied same voltage to gate and drain terminal for I D -RTS under FB condition. Obviously, the I D signal is much different from GB to FB conditions as shown in figure 7 (b) . In FB condition, I D raises with increasing measurement time. But I D is not infinitely rising with time. In this case, I D will saturate around 47µA and 50.5µA in V G =1.1, 1.2V, respectively. Moreover, I D signal become faster to reach saturation condition and sawtooth-like signal emerge much frequently in higher V G as shown in figure 7 (b) . This abnormal phenomenon in I D -RTS may caused by GIFBE, however the mechanism of this behavior is not confirmed clearly. In the future, the abnormal phenomenon will be study in systematic operation conditions. 
Conclusion
In summary, when device scaling down to deep sub-micrometer, noise become one of serious issue of MOSFETs device. Average capture time< τ c > and emission time < τ e > vary with different V G as well as V D , which can be used to extract physical vertical and lateral location, X T and Y T of a oxide trap by SRH model for PD SOI n-MOSFETs. Increasing the temperature, the electron can get energy to overcome trap barrier height. The electron emission behavior is easier to happen, which results in a complicated condition in analyses of I D -RTS. Furthermore, the investigation of I D -RTS for PD SOI n-MOSFETs under floating body condition was found an abnormal drain current signal. This abnormal noise affects the original analyses of I D -RTS and may cause a worse influence than RTS in SOI MOSFETs. In the future, this abnormal noise will be study continuously. , 45 (3) 261-271 (2012) 
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